¿Necesita más?
Cantidad | Precio (sin IVA) |
---|---|
5+ | 0,358 € |
50+ | 0,223 € |
100+ | 0,191 € |
500+ | 0,168 € |
1000+ | 0,162 € |
Información del producto
Resumen del producto
The HEF4021BT is a 8bit static Shift Register (parallel-to-serial converter) with a synchronous serial data input (DS), a clock input (CP), an asynchronous active high parallel load input (PL), eight asynchronous parallel data inputs (D0 to D7) and buffered parallel outputs from the last three stages (Q5 to Q7). Each register stage is a D-type flip-flop with a set direct (SD) and clear direct (CD) input. Information on D0 to D7 is asynchronously loaded into the register while PL is high, independent of CP and DS. When PL is low, data on DS is shifted into the first register position and all the data in the register is shifted one position to the right on the low-to-high transition of CP. Schmitt trigger action makes the clock input highly tolerant of slower rise and fall times. It operates over a recommended VDD power supply range of 3 to 15V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS or another input.
- Tolerant of slower rise and fall times
- Fully static operation
- Standardized symmetrical output characteristics
- Complies with JEDEC standard JESD 13-B
Especificaciones técnicas
HEF4021
1 Elemento
SOIC
16Pins
15V
HEF4000
-40°C
-
MSL 1 - Ilimitado
Paralelo a Paralelo, Serie a Paralelo
8bit
SOIC
3V
No Invertida
4021
125°C
-
No SVHC (21-Jan-2025)
Documentos técnicos (3)
Legislación y medioambiente
País donde se realizó la mayor parte del proceso de producciónPaís de origen:Thailand
País donde se realizó la mayor parte del proceso de producción
RoHS
RoHS
Certificado de conformidad del producto