¿Necesita más?
Cantidad | Precio (sin IVA) |
---|---|
1+ | 186,590 € |
10+ | 177,260 € |
Información del producto
Resumen del producto
AD9643BCPZ-210 is a dual, 14bit analogue-to-digital converter (ADC) with sampling speeds of upto 210MSPS. It is designed to support communications applications where low cost, small size, wide bandwidth, and versatility are desired. The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converter to maintain excellent performance. It is used in applications such as communications, diversity radio systems, multimode digital receivers (3G), TD-SCDMA, WiMax, WCDMA, CDMA2000, GSM, EDGE, LTE, I/Q demodulation systems, smart antenna systems, general-purpose software radios, ultrasound equipment, broadband data applications.
- Offset error is ±10mV maximum, differential nonlinearity is ±0.75LSB maximum
- Temperature drift offset error is ±5ppm/°C typical at (AVDD = 1.8V, DRVDD = 1.8V)
- Signal to noise ratio is 72.6dBFS typical at (fIN = 30MHz, AVDD = 1.8V, DRVDD = 1.8V)
- Spurious free dynamic range is 90dBc typical at (fIN = 30MHz, AVDD = 1.8V, DRVDD = 1.8V)
- First conversion accurate, no latency or pipeline delay, fast conversion allows low SPI clock rates
- Input span compression for single-supply operation, pseudo differential analogue input range
- 1000MHz typical full power bandwidth at (AVDD = 1.8V, DRVDD = 1.8V)
- Input clock rate is 625MHz maximum, aperture delay is 1ns typical
- Input capacitance is 2.5pF typical at (AVDD = 1.8V, DRVDD = 1.8V)
- Operating temperature range from -40°C to +85°C, 64-lead LFCSP-VQ package
Notas
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
Especificaciones técnicas
14bit
Diferencial, Acabado Simple
Simple
1.9V
64Pins
85°C
-
210MSPS
SPI
1.7V
LFCSP
-40°C
Dual 14-Bit Pipelined ADCs
No SVHC (21-Jan-2025)
Documentos técnicos (1)
Legislación y medioambiente
País donde se realizó la mayor parte del proceso de producciónPaís de origen:Philippines
País donde se realizó la mayor parte del proceso de producción
RoHS
RoHS
Certificado de conformidad del producto